Developer Compiles Full RISC-V CPU Into Qwen3.5 Model Weights

A Qwen3.5-4B variant compiles a 32-bit RISC-V processor directly into its weights, turning Gated DeltaNet layers into addressable RAM.

Read the full story at AlphaSignal ↗

Timeline · 1 report

2026-11-02 12:48 · AlphaSignal
A Developer Compiled a Full RISC-V CPU Into Qwen3.5's Weights

More stories

Researcher embeds working NES 6502 CPU emulator inside Qwen3.5-4B model weights — Simon Willison's Weblog
Apple Intelligence to launch in China in December with Alibaba's Qwen model — The Verge AI
How I ship fixes to open-source projects maintainers actually merge (with AI in the loop) — DEV Community — AI
Experimental 'Qwenputer' embeds a 32-bit RISC-V CPU into an LLM's weights and runs DOOM — Tom's Hardware
Your LLM Judge Agrees With Itself. That Is Not an Eval. — DEV Community — Machine Learning
Memdoor: A team of 5 Qwen3.8-27B models beats Fable 5 on LiveCodeBench Hard — r/LocalLLaMA
😺 Microsoft's binding AI school deal — The Neuron
Betelgeuse: Running Qwen 3.8 Flash Next at 22 tok/s sustained (spiking to 48 tok/s) on an RTX 3060 12GB + 16GB DDR4 RAM 100% bit-exact! — r/LocalLLaMA

Get the daily brief of stories like this at 6:30 every morning →