qwenGPU compiles 4-lane SIMT GPU into Qwen3.5-2B as 45 untrained layers
qwenGPU embeds a 4-lane SIMT GPU into Qwen3.5-2B as 45 compiled, untrained layers, with the model writing each step of real CUDA launches itself and using Gated DeltaNet state as registers and memory.
Read the full story at MarkTechPost ↗
Timeline · 1 report
- 2026-11-02 07:28 · MarkTechPost
Meet qwenGPU: Qwen3.5-2B With 45 Compiled GPU Layers That Run CUDA